Senior Verification Engineer
Methodology) for FPGA/ASIC verification Familiarity with security features and protocols, such as CHERI, is a plus Excellent
Project Manager
, looking for an experienced Technical Project Manager to join their team. This is a hands-on position taking ownership of complex ASIC, silicon... opportunity within the Cambridge semiconductor market. What You'll Be Doing Plan, track and manage complex ASIC, silicon
FPGA Engineer
and ASIC development, taking designs through verification, implementation, optimisation, and integration onto FPGA platforms... complex FPGA and/or ASIC designs Strong knowledge of synthesis, timing analysis, and resource optimisation Experience
Senior Digital ASIC Design Engineer
on the development of complex ASIC technology. This is an opportunity to join a technically ambitious engineering team... and contribute across the digital ASIC development flow, from architecture and RTL design through to tapeout and silicon bring up
Summer 2027 Hardware Engineer Intern
languages such as C/C++, TCL, Perl, Python, Java, Ruby Computer architecture, CPU & GPU architecture. Verilog, VHDL ASIC
Project Manager
design engineer in ASIC, FPGA or embedded environments (you don’t need to be an expert) Experience working with cross
Staff Digital IC Design Engineer
We are looking for an experienced Staff Digital IC Design Engineer to join an advanced semiconductor engineering team working on complex ASIC and mixed... and implement digital functions and blocks for complex ASIC and mixed-signal products. Contribute to digital design activities
ASIC Digital Design, Sr Staff Engineer
,-age,-military-veteran-status,-or-disability. /span /p custom_fields.CareerAreas-ASIC-Digital-Design custom_fields....SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2027-10-05 custom_fields
Architecture Engineer - London | Digital Photonics / Deep Tech Start-Up | Architecture & RTL
engineering Computer architecture FPGA development ASIC / semiconductor design Hardware acceleration Digital signal
Engineering Placement Intern
, scripting, and system integration as well as opportunities to focus on ASIC & FPGA IP design/verification. In the role... on our next generations of Adaptive SoCs/FPGAs. Working on advance designs for future FPGA and ASIC devices You will benefit from the
Senior Staff RF/Analogue IC CAD Engineer
of ASIC design, verification, validation, integration, or related work experience. OR Master’s degree in Science..., Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience
Lead Hardware Design Engineer
will focus on developing FPGA/ASIC-based telecommunications payloads for a variety of applications, while managing complex
Senior Applications Engineer
multiple technical projects and priorities Desirable Experience with ASIC, FPGA or SoC-based products Knowledge
ASIC Design Engineer
looking for an experienced ASIC Design Engineer to play a key role in developing the next generation of configurable AI processing architectures... environments What they’re looking for Strong RTL design experience using Verilog or SystemVerilog Experience delivering ASIC
Principal Systems Architect Engineer – Qualcomm – Farnborough
in similar position Track record of successful design of ASIC and SoC Good technical knowledge in DSP/HW/RF/ASIC design Strong
Principal FPGA Design Engineer - Oxfordshire
RTL implementation, custom-ASIC bring-up, lab validation, and product release. Key Responsibilities: System... closure. Integration: Collaborate with ASIC, FW, and SW teams to support board bring-up. Leadership: Champion CI/CD
Senior Quantitative Analyst - Trading Risk & Fraud
analytics. Exposure to regulatory reporting (MAR, FCA, CySEC, ASIC). Track record of mentoring junior analysts. This role
Paid Media Manager
in each licensed jurisdiction (FCA, ASIC, CMVM) and is approved through AdClear, with Claims Library validation, before publication
RF- Electronics Engineer
. Expand your expertise across various engineering domains. Collaborate with RF team members, electronics engineers, ASIC/chip
Regulatory Operations Change Manager
. Multi-regime breadth across G20 transaction and trade reporting frameworks — EMIR, SFTR, MiFID II / MiFIR, CFTC, SEC, ASIC